Measurement of high electrical current density effects in solder joints
نویسندگان
چکیده
Measuring mechanical implications of high current densities in microelectronic packaging interconnects has always been a challenging goal. Due to small interconnect size this task has typically been accomplished by measuring the change in electrical resistance of the joint. This measurement parameter is global and does not give local mechanical state information. Also, understanding strain evolution in the solder over time is an important step toward developing a damage mechanics model. The real-time, full-field, strain displacement in a eutectic Sn/Pb solder joint during electrical current stressing was measured with Moir e interferometry (Post et al., High sensitivity Moire, Springer, New York, 1994) under in situ conditions. A finite element model simulation for thermal stressing was performed and compared with measured strain. The initial results show that the measured strain was largely due to thermal stressing versus the current density of 1.8 10 A/cm. A second Moir e interferometry experiment with thermal control distinguishes deformation of solder joint due to pure current stressing above 5000 A/cm. 2003 Elsevier Ltd. All rights reserved.
منابع مشابه
Electric pulse induced impedance and material degradation in IC chip packaging
A method for measurement of electric circuit conduction path by Scan Electron Microscopy (SEM) has been developed. It shows that current conducts through the whole surface layer of solder joints when subjected to high frequency pulse loadings, but only half of the surface layer when subjected to AC loading. The Electrical Pulse Induced Resistance Change (EPIR) profile of a symmetric solder bump...
متن کاملFailure Modes of Flip Chip Solder Joints Under High Electric Current Density
The failure modes of flip chip solder joints under high electrical current density are studied experimentally. Three different failure modes are reported. Only one of the failure modes is caused by the combined effect of electromigration and thermomigration, where void nucleation and growth contribute to the ultimate failure of the module. The Ni under bump metallization–solder joint interface ...
متن کاملEffect of bump size on current density and temperature distributions in flip-chip solder joints
0026-2714/$ see front matter 2009 Published by doi:10.1016/j.microrel.2009.03.001 * Corresponding author. Tel.: +886 3573 1814; fax: E-mail address: [email protected] (C. Chen). Three dimensional thermo-electrical analysis was employed to simulate the current density and temperature distributions for eutectic SnAg solder bumps with shrinkage bump sizes. It was found that the current crowdin...
متن کاملA computational damage mechanics model for thermomigration
Miniaturization of electronics to nanoscale leads to significantly higher current density levels and larger thermal gradients in electronics packaging. Laboratory test data show that thermomigration plays a significant role in high current density induced failure in solder joints and interconnects. In this paper, a computational damage mechanics model for thermomigration process is proposed and...
متن کاملElectromigration Performance of Wlcsp Solder Joints
Wafer Level Chip Scale Package (WLCSP) assemblies were tested under high temperature and high current conditions. Electromigration damage was observed along with accelerated diffusion and intermetallic compound growth at the solder / Under Bump Metallization (UBM) interface. Final electrical failure typically occurred due to a void created in the redistribution line (RDL) near the UBM. The fail...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microelectronics Reliability
دوره 43 شماره
صفحات -
تاریخ انتشار 2003